

## CLAIMS

What is claimed is:

1. A circuit for reducing jitter in a high speed serial link, the circuit comprising:  
5  
a phase-locked loop (PLL), the PLL comprising a VCO;  
a regulator coupled to the PLL to provide a supply voltage to the PLL; and  
a regulator control circuit coupled to the PLL and to the regulator for examining at

least one parameter related to performance of the VCO and for controlling adjustments of  
the supply voltage based on the examination.

10

2. The circuit of claim 1 wherein the at least one parameter comprises a VCO  
control voltage.

15  
3. The circuit of claim 2 wherein the regulator control circuit further determines if

the VCO control voltage is within a predetermined range of optimum operation.

4. The circuit of claim 3 wherein the regulator control circuit further examines a lock  
status of the PLL.

20

5. The circuit of claim 4 wherein when the VCO control voltage is within the  
predetermined range and the PLL is locked, no adjusting of the supply voltage is done.

6. The circuit of claim 5 wherein when the VCO control voltage is not within the predetermined range or the PLL is not locked, the supply voltage is adjusted.

5           7. The circuit of claim 6 wherein the regulator control circuit further controls selection of a voltage level output from the regulator.

10          8. The circuit of claim 1 wherein the regulator control circuit further comprises a band gap-based reference generator coupled to comparator logic, the comparator logic coupled to measurement logic, and decision logic coupled to the measurement logic and to the comparator logic.

15          9. A regulator control circuit for reducing jitter in a high speed serial link, the circuit comprising:

decision logic for examining at least one parameter related to performance of a voltage controlled oscillator (VCO) in a phase-locked loop (PLL) and controlling adjustments of a supply voltage to the VCO based on the examining.

20          10. The regulator of claim 9 further comprising comparator logic coupled to the decision logic for comparing a VCO control voltage to predetermined voltage levels.

11. The regulator of claim 10 further comprising a band gap-based reference generator for establishing the predetermined voltage levels.

12. The regulator of claim 10 further comprising measurement logic coupled to the comparator logic for measuring an output of the comparator logic against a predetermined range of optimum operation and providing an indicator signal to the decision logic.

5           13. The regulator of claim 12 wherein the decision logic further examines a lock status of the PLL.

10           14. The regulator of claim 13 wherein when the decision logic determines that VCO control voltage is within the predetermined range based on the indicator signal and that the PLL is locked based on the lock status, no adjusting of the supplied voltage is done.

15           15. The regulator of claim 14 wherein when the decision logic determines that VCO control voltage is not within the predetermined range or the PLL is not locked, the supplied voltage is adjusted.

16. The regulator of claim 9 wherein the decision logic further controls selection of a voltage level output of a regulator supplying voltage to the VCO.

20           17. A method for reducing jitter in a phase-locked loop (PLL) of a high speed serial link, the method comprising:

(a) examining at least one parameter related to performance of a voltage controlled oscillator (VCO) in the PLL; and

(b) controlling adjustment of a supply voltage to the VCO based on the examining.

18. The method of claim 17 wherein the at least one parameter comprises a VCO control voltage.

5

19. The method of claim 18 wherein the examining step (a) further comprises determining if the VCO control voltage is within a predetermined range of optimum operation.

10 20. The method of claim 19 wherein the examining step (a) further comprises examining a lock status of the PLL.

21. The method of claim 20 wherein when the VCO control voltage is within the predetermined range and the PLL is locked, no adjusting of the supplied voltage is done.

15

22. The method of claim 21 wherein when the VCO control voltage is not within the predetermined range or the PLL is not locked, the supplied voltage is adjusted.

20 23. The method of claim 18 wherein controlling step (b) further comprises

controlling selection of a voltage level output of a regulator supplying voltage to the VCO.